## Remarks

Claims 1-24 are pending.

## Claim Rejections Under 35 U.S.C. § 103(a)

The Examiner rejected claims 1 and 14 under 35 U.S.C. § 103(a) as being unpatentable over Riley et al. (U.S. Patent No. 6,266,731)("Riley") in view of Schwaderer (White paper, "Domain Validation Explained")("Schwaderer"). Further, the Examiner rejected claims 2-4, 18-21, 23 and 24 under Riley and Schwaderer in view of Kwan et al. (U.S. Patent No. 6,658,459)("Kwan"). As will be fully explained, the cited prior art references do not disclose or suggest each and every feature of independent claims 1, 14, and 21 as required to raise a prima facie case of section 103 obviousness.

Applicant respectfully submits that a prima facie case of obviousness must include the disclosure or suggestion of every feature of the claimed invention. Applicant submits that each and every feature of the claimed invention is not disclosed or suggested by the cited prior art references as explained by the Applicant's response of April 23, 2004 which is hereby incorporated by reference.

Applicant respectfully submits that at the very least Riley does not disclose or suggest the generating a key data pattern. As defined by the specification, the key data pattern includes information about an initiator and the host. The Office is directed to column 12, lines 36-40 of Riley (which the Office itself has cited in the final Office Action) which states:

Each transaction includes the identity of the initiator (Initiator Number), the initiator's bus segment (Bus Number) and transaction sequence (or "thread") to which it belongs (Sequence Number).

An extended command field further qualifies each transaction.

that the key data pattern includes the identity of the initiator and the host.

Furthermore, the Applicant respectfully submits that, at the very least, the

feature of examining the key data pattern to ascertain a level of communication

integrity of a physical connection with the target is not disclosed or suggested in the

cited prior art references. As discussed above, Applicant submits that Riley does not

disclose a key data pattern. Moreover, the Applicant further submits that Riley does

not disclose or suggest the examination of the key data pattern to determine

communication of integrity. The Office cites column 12 lines 36-40 of Riley and

suggests that this feature is disclosed by the cited portion of Riley. The Office

specifically suggests that the word "qualifies" in the cited portion of Riley is

equivalent to examining. Applicant respectfully traverses these suggestions. As used

by Riley an extended command is used to qualify the type of transaction and attributes

being used by the initiator. In contrast, the claimed invention examines the key data

pattern to ascertain a level of communication integrity of a physical connection.

Applicant respectfully submits that the cited portions of Riley do not disclose or

suggest this feature.

The Office further cites to column 12, lines 17-32 of Riley to support its

assertion that Riley suggests verification of bus performance. This suggestion is also

traversed. Column 12, lines 17-32 of Riley states as follows:

A. Overview of Registered PCI

According to the present invention, Registered PCI introduces several major enhancements to the PCI Specification as follows:

1. Higher clock frequencies such as, for example, 133 MHz.

2. Signaling protocol changes to enable registered outputs and inputs, that is, device outputs that are clocked directly out of a

register and device inputs that are clocked directly into a register.

3

Application No. 09/540,163

Final Office Action mailed 7/13/2004.

Response to Final Office Action mailed 10/8/04.

Signal switching is generally restricted such that devices can signal 2 clocks before an expected response from other devices with the least impact to bus performance.

3. New information passed with each transaction that enables more efficient buffer management schemes.

As shown in the cited portion of Riley, Riley teaches that devices can signal 2 clocks before an expected response from other devices with the least impact to bus performance. Therefore, Applicant respectfully submits that the cited portion of Riley does not verify bus performance but merely advocates restricting signal switching such that, in a resultant byproduct, impact to bus performance is minimal. Applicant respectfully submits that this is not bus performance verification. Therefore, Applicant submits that the cited prior references do not disclose or suggest all features of the claimed invention.

The Office further suggests that ascertaining a level of communication integrity is inherent in Riley as shown by column 5, lines 35-43 of Riley. Applicant disagrees. Column 5, lines 35-43 states as follows:

The present invention overcomes the above-identified problems as well as other shortcomings and deficiencies of existing technologies by providing in a computer system a registered peripheral component interconnect bus, logic circuits therefor and signal protocols thereof. In the present invention, hereinafter referenced as Registered PCI ("RegPCI"), all signals are sampled on the rising edge of the PCI bus clock and only the registered version of these signals are used inside the RegPCI devices.

Applicant fails to see what part of this cited portion suggests ascertaining a level of communication integrity. This cited portion of Riley discusses usage of registered PCI and usage of registered signals. Applicant submits that this is not a disclosure or suggestion that a <u>level of communication</u> be <u>ascertained</u> by examining the key data pattern. Therefore, for at least the reasons discussed above, Applicant submits that

4

Application No. 09/540,163

Final Office Action mailed 7/13/2004.

Response to Final Office Action mailed 10/8/04.

the cited prior art references do not disclose or suggest all of the features of

independent claims 1, 14, and 21.

Moreover, Applicant respectfully submits that, at the very least, one skilled in

the art would not combine the teachings of Riley and Schwaderer because Riley

teaches device configuration and not bus performance verification. Therefore,

combining Schwaderer with a reference that provides motivation for device

configuration does not render obvious the claimed invention for verifying bus

performance. Thus, the teachings of Riley would not motivate one of ordinary skill to

combine the reference with Schwaderer or Kwan to render Applicant's claimed

invention obvious.

Consequently, Applicant respectfully requests withdrawal of the 35 U.S.C. §

103(a) rejection. Moreover, Applicant respectfully submits that dependent claims are

allowable for at least the same reasons as the independent claims.

Applicant respectfully requests a Notice of Allowance based on the foregoing

remarks. If the Examiner has any questions concerning the present amendment, the

Examiner is kindly requested to contact the undersigned at (408) 749-6900. If any

other fees are due in connection with filing this amendment, the Commissioner is also

authorized to charge Deposit Account No. 50-0805 (Order No. ADAPP137). A copy

of the transmittal is enclosed for this purpose.

Respectfully submitted,

MARTINE & PENILLA, LLP

Edmund H. Mizumoto

Reg. No. 46,938

Martine & Penilla, LLP 710 Lakeway Drive, Suite 170 Sunnyvale, California 94086

Tel: (408) 749-6900

**Customer Number 25920** 

5